


# YaskSite: Stencil Optimization Techniques Applied to Explicit ODE Methods on Modern Architectures

Christie Alappat, Johannes Seiferth, Georg Hager,  
Matthias Korch, Thomas Rauber, Gerhard Wellein

International Symposium on Code Generation and Optimization (CGO 2021)




# Introduction



YaskSite




FRIEDRICH-ALEXANDER  
UNIVERSITÄT  
ERLANGEN-NÜRNBERG




UNIVERSITÄT  
BAYREUTH

# YASK & YaskSite


- Framework to create **high-performance** stencil code.



```
for(int t=1; t<g_t; ++t)
    #pragma omp parallel for collapse(3) schedule(static,1)
    for(int begin_b•=0; begin_b•<g•; begin_b•+=b•)
        for(int•= begin_b•; •< begin_b•+b•; •=•+ 1)
            out[t+1,x,y,z] = STENCIL(in[t, x, y, z])
```





- Framework to create **high-performance** stencil code.




```

for(int t=1; t<g_t; ++t)
  #pragma omp parallel for collapse(3) schedule(static,1)
  for(int begin_b•=0; begin_b•<g•; begin_b•+=b•)
    for(int•= begin_b•; •< begin_b•+b•; •=•+ 1)
      out[t+1,x,y,z] = STENCIL(in[t, x, y, z])
  
```










FRIEDRICH-ALEXANDER  
UNIVERSITÄT  
ERLANGEN-NÜRNBERG



UNIVERSITÄT  
BAYREUTH

# Performance modeling


# Motivation: Why modeling?




UNIVERSITÄT  
BAYREUTH

FAU  
FRIEDRICH-ALEXANDER  
UNIVERSITÄT  
ERLANGEN-NÜRNBERG

Performance of RHS\_LC kernel on 1 socket (32 cores) of AMD ROME




## Execution-Cache-Memory\* (ECM) performance model



\* Stengel et al., 2015. Quantifying Performance Bottlenecks of Stencil Computations Using the Execution-Cache-Memory Model. <https://doi.org/10.1145/2751205.2751240>

## Execution-Cache-Memory (ECM) performance model




2 major components that influence performance:

- 1) In-core

Static code analysis tools:  
IACA and OSACA


## Execution-Cache-Memory (ECM) performance model




2 major components that influence performance:

- 1) In-core
- 2) Data transfer through memory hierarchy

Amount of data




## Execution-Cache-Memory (ECM) performance model



2 major components that influence performance:

- 1) In-core
- 2) Data transfer through memory hierarchy

Amount of data




L3

Rate of transfer

L2

## Execution-Cache-Memory (ECM) performance model



2 major components that influence performance:


- 1) In-core
- 2) Data transfer through memory hierarchy

$$\frac{\text{Amount of data}}{\text{Rate of transfer}}$$

Depends on application

Depends on hardware

## Amount of data : YASK application



## Layer condition analysis\*

3D star stencil example with radius  $r$

$$(N_s(2r + 1) + (N_r - N_s)) * bz \circ by d < CS \quad \leftarrow \text{If satisfied, reuse in } x \text{ (outermost) dimension.}$$

Tunable parameters

### Analytical spatial tuning:


Solve for these parameters ( $b_z, b_y$ ) to satisfy a certain cache (input) subject to constraints.

$$T = \max(T_{ol}, T_{L1} + T_{L2} + T_{L3} + T_{MEM} \downarrow)$$


ECM model prediction on CLX

\*Gabriel Rivera and Chau-Wen Tseng. 2000. Tiling optimizations for 3D scientific computations.  
<https://dl.acm.org/doi/10.5555/370049.370403>

Intel Xeon Gold 6248 (SNC-off mode)



AMD EPYC 7452 – ROME (NPS1 mode)



# Analytical tuning






UNIVERSITÄT  
BAYREUTH

FAU  
FRIEDRICH-ALEXANDER  
UNIVERSITÄT  
ERLANGEN-NÜRNBERG




## Intel CLX

Tuning time in seconds




## AMD ROME

Tuning time in seconds




Vector folding reduces traffic between L1 and registers.  
The folding dimension is a parameter for vector folding.




Incorporate into performance model for analytical performance prediction and tuning

## Performance of RHS\_LC kernel on 1 socket (32 cores) of AMD ROME




## Performance of RHS\_LC kernel on 1 socket (32 cores) of AMD ROME






FRIEDRICH-ALEXANDER  
UNIVERSITÄT  
ERLANGEN-NÜRNBERG



UNIVERSITÄT  
BAYREUTH

# Offsite: PIRK ranking

- Tuning framework for explicit ODE methods
- YaskSite integrated as alternative ECM backend





# Use-case: Tuning of PIRK variants



UNIVERSITÄT  
BAYREUTH

FAU  
FRIEDRICH-ALEXANDER  
UNIVERSITÄT  
ERLANGEN-NÜRNBERG

Predicted and measured performance of different PIRK variants for Wave3D ( $r=2$ ) on AMD ROME





# Use-case: Tuning of PIRK variants



UNIVERSITÄT  
BAYREUTH

FAU  
FRIEDRICH-ALEXANDER  
UNIVERSITÄT  
ERLANGEN-NÜRNBERG

Predicted and measured performance of different PIRK variants for Wave3D (r=2) on AMD ROME



Offsite's ranking quality when using YaskSite as backend considering 16 different PIRK variants

Mean deviation (%)	Maximum perf. loss	Mean perf. loss
10.0 %	21.1 %	4.4 %

$$= \frac{\text{best-selected}}{\text{selected}} * 100$$



- YaskSite combines YASK with the analytical ECM model to successfully predict and tune the performance of stencil codes
  - ECM model's layer condition analysis was extended to include vector folding and victim caches
  - First time application of the ECM model to AMD Rome
- Demonstrated YakSite's usefulness to detect bottlenecks and guide performance optimization
- YaskSite can be integrated with external tools to tune more complex applications.



# Thank you for your interest!

For more information please contact:

Christie Alappat [Christie.alappat@fau.de](mailto:Christie.alappat@fau.de), Johannes Seiferth [Johannes.seiferth@uni-bayreuth.de](mailto:Johannes.seiferth@uni-bayreuth.de)

This work is supported by the German Ministry of Science and Education (BMBF) under the project SeASiTe.



<https://github.com/seasite-project>

This presentation and recording belong to the authors. No distribution is allowed without the authors' permission.

