



Applying the Execution-Cache-Memory Performance Model: Current State of Practice

G. Hager¹, J. Eitzinger¹, J. Hornich¹, F. Cremonesi², C. A. Alappat¹, T. Röhl¹, G. Wellein¹

¹ Erlangen Regional Computing Center (RRZE), Erlangen, Germany

² École Polytechnique Fédérale de Lausanne (EPFL), Geneva, Switzerland



Poster artifacts



J. Hofmann et al.: On the accuracy and usefulness of analytic energy models for contemporary multicore processors. DOI: 10.1007/978-3-319-92040-5_2

J. Hammer et al.: Kerncraft: A Tool for Analytic Performance Modeling of Loop Kernels. DOI: 10.1007/978-3-319-56702-0_1

G. Hager et al.: Exploring performance and power properties of modern multicore chips via simple machine models. DOI: 10.1002/cpe.3180

H. Stengel et al.: Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model. DOI: 10.1145/275100.2751240

T. M. Malas et al.: Optimization of an electromagnetics code with multicore waveform diamond blocking and multi-dimensional intra-tile parallelization. DOI: 10.1109/PPDS.2016.87

T. Ewart et al.: Neuromorph: A Mini-application Framework to Improve Neural Simulators. DOI: 10.1007/978-3-319-58667-0_10

Layer Condition Calculator: tiny.cc/LayerConditions

Kerncraft: tiny.cc/kerncraft

Pycachesim: tiny.cc/pycachesim

IACA: tiny.cc/IACA

OSACA: tiny.cc/OSACA

Likwid tools: tiny.cc/LIKWID




Supported by



Embedded MM content



https://tiny.cc/ECM-SC18



Putting the model together: Overlap assumptions

Notation for model contributions:

$$\{T_{OL} \parallel T_{nOL}|T_{L1L2}|T_{L2L3}|T_{L3Mem}\} = \{7 \parallel 2 \mid 4 \mid 8 \mid 18.4\} \text{ cy/8 iter}$$

How to put the contributions together? Overlap assumptions! (Part of the machine model)

Most pessimistic assumption: no overlap of data-related contributions

$$T_{ECM}^{\text{Mem}} = \max(T_{OL}, T_{nOL} + T_{L1L2} + T_{L2L3} + T_{L3Mem})$$

Any deviation from non-overlap behavior in the hardware makes model non-optimistic!

Most optimistic assumption: full overlap of data-related contributions

$$T_{ECM}^{\text{Mem}} = \max(T_{OL}, T_{nOL}, T_{L1L2}, T_{L2L3}, T_{L3Mem})$$

Fully optimistic (light speed) model, but not the same as Roofline: Based on measured BW numbers: $T_i = \frac{V_i}{b_{mem}}$ $i \in \{MemReg, \dots\}$

Mixed model: partial overlap of data-related contributions

Example: no overlap at L1, full overlap of all other contributions

$$T_{ECM}^{\text{Mem}} = \max(T_{OL}, T_{nOL} + T_{L1L2}, T_{L2L3}, T_{L3Mem})$$

Notation for model predictions

Example: no-overlap model $\{T_{L1}^{\text{ECM}} \mid T_{L2}^{\text{ECM}} \mid T_{L3}^{\text{ECM}} \mid T_{\text{Mem}}^{\text{ECM}}\}$

Example: AVX DP sum reduction w/ single accumulator on Broadwell EP CoD 2.3 GHz ($b_{L3Mem} = 32 \text{ GB/s}$)

do $i=1, N$
s = s + a(i)
enddo
.label:
vaddpd ymm1, [rdx+8*rsi]
add rsi, 4
cmp rsi, rax
jb .label


Multicore scaling and saturation

Optimistic assumption: Performance scaling is linear until a bandwidth bottleneck (e.g., b_{Mem}) is saturated \rightarrow memory transfer time as lower limit

Runtime vs. cores (memory bottleneck):

$$T_{ECM}(n) = \max\left(\frac{T_{ECM}^{\text{Mem}}}{n}, T_{L3Mem}\right) \Rightarrow n_S = \left\lceil \frac{T_{ECM}^{\text{Mem}}}{T_{L3Mem}} \right\rceil$$

Roofline bandwidth ceiling



Example: AVX DP sum reduction from above

$$\{6 \parallel 1 \mid 1 \mid 2 \mid 4.6\} \text{ cy/8 iter}$$

$$\{6 \mid 6 \mid 6 \mid 7.6\} \text{ cy/8 iter}$$

$$\Rightarrow n_S = \left\lceil \frac{7.6}{4.6} \right\rceil = 2$$

Application: Complex stencils

FDFD code solving Maxwell's Equations via THIIM for thin-film solar cells, AVX2 vectorization via C intrinsics, complex arithmetic

```
// Hy_x = Chy_tx * Hy_x - Chy_x * (T_Ex_y + Ez_y) - Ez_x * (Ex_y + Ez_y) + Hy_old
// 1 of 12 kernels, 3D layer condition (LC)
for ( int k = 1; k < N - 1; ++k ) {
    for ( int j = 1; j < N - 1; ++j ) {
        for ( int i = 1; i < N - 1; ++i ) {
            diffRe = Exx[k][j][2*i] - Exy[k][j][2*i] +
                Ezx[k][j][2*i] - Ezy[k][j][2*i];
            diffIm = Exx[k][j][2*i + 1] - Exy[k][j][2*i + 1] +
                Ezx[k][j][2*i + 1] - Ezy[k][j][2*i + 1];
            asgn = Hyx[k][j][2*i] * Hyx[k][j][2*i] -
                Hyx[k][j][2*i + 1] * tHyx[k][j][2*i + 1] +
                HySrc[k][j][2*i] + cHyx[k][j][2*i] * diffRe +
                cHyx[k][j][2*i + 1] * diffIm;
            Hyx[k][j][2*i + 1] =
                Hyx[k][j][2*i] * tHyx[k][j][2*i + 1] +
                Hyx[k][j][2*i + 1] * tHyx[k][j][2*i + 1] +
                HySrc[k][j][2*i + 1] - cHyx[k][j][2*i] * diffIm -
                Hyx[k][j][2*i + 1] * diffRe;
            Hyx[k][j][2*i + 1] = asgn;
```

LC fulfilled ($B_C^{\text{Mem}} = 112 \text{ B/LUP}$)

$\{10 \parallel 8 \mid 18 \mid 36.8\} \text{ cy/4 iter}$

LC broken ($B_C^{\text{Mem}} = 144 \text{ B/LUP}$)

$\{10 \parallel 8 \mid 18 \mid 47.3\} \text{ cy/4 iter}$

Intel "Haswell"

Xeon E5-2695v3 @ 2.3 GHz
Serial runtime predicted with ~5% accuracy

- Limited benefit from spatial blocking
- Temporal blocking is main optimization opportunity

Validation by data traffic measurements

- Predicted failure of 3D LC at $N \approx 330$ observed
- Data volumes within 5% of prediction

Overlap assumptions for current architectures

Intel Skylake SP: no overlap in data transfers, victim L3

$$T_{ECM}^{\text{Mem}} = \max\left(T_{OL}, T_{nOL} + T_{L1L2} + T_{L2L3} + \frac{T_{L3Mem}}{T_{L3Mem}}\right)$$

Intel Xeon \leq Broadwell EP: no overlap

$$T_{ECM}^{\text{Mem}} = \max(T_{OL}, T_{nOL} + T_{L1L2} + T_{L2L3} + T_{L3Mem})$$

IBM Power8: overlap at L1

$$T_{ECM}^{\text{Mem}} = \max\left(T_{OL}, T_{nOL}, T_{L1L2}, \frac{T_{L3Mem}}{T_{L3Mem}}\right)$$

AMD Zen (Epyc): full overlap

$$T_{ECM}^{\text{Mem}} = \max\left(T_{nOL}, T_{L1L2}, T_{L2L3}, \frac{T_{L3Mem}}{T_{L3Mem}}, T_{OL}\right)$$

Application: Blue Brain Project kernels

What is the computational cost of a synapse?
→ Study performance of brain simulation code via mini-apps
→ SSE4.2 vectorization by compiler

Case 1: Synaptic current kernel

```
for(_iml = 0; _iml < _cntml; ++_iml) {
    _nd_idx = _nl[_iml];
    v = _vec_v[_nd_idx];
    mggate[_iml] = 1.0 / (1.0 + exp(-0.062 * _v * (mgl_iml)/3.57));
    g_AMPA[_iml] = gmax * (A_AMPA[_iml] - A_NMDA[_iml]);
    g_NMDA[_iml] = gmax * (B_AMPA[_iml] - B_NMDA[_iml]) * mggate[_iml];
    i_AMPA[_iml] = g_AMPA[_iml] * (_v - e[_iml]);
    i_NMDA[_iml] = g_NMDA[_iml] * (_v - e[_iml]);
    i[_iml] = i_AMPA[_iml] + i_NMDA[_iml];
    g[_iml] = g_AMPA[_iml] + g_NMDA[_iml];
    rhs[_iml] = i[_iml];
    mfact = 1.0 / (nd_area[area_indices[_iml]]);
    g[_iml] *= mfact;
    rhs[_iml] *= mfact;
    vec_shadow_rhs[_iml] = rhs[_iml];
    vec_shadow_d[_iml] = g[_iml];
}
```

Challenges: `exp()` function call, some `divides`, some `indirect accesses`, integer register spill (many streams, call ABI restricts untouched registers)

- Streaming kernel, adjust data volume via knowledge about structure of index arrays (4% correction)
- Strong intra-iteration dependency chain
- `exp()` overhead (throughput/latency) measured by microbenchmark, added to ECM

	"Ivy Bridge" E5-2660v2	"Haswell" E5-2695v3
Throughput ass.	{ 32.5 9.5 6.5 11.5 } $\Rightarrow T_{ECM}^{\text{Mem}} = 34 \text{ cy/iter}$	$T_{ECM}^{\text{Mem}} = 38.9 \text{ cy/iter}$
CP ass.	{ 49 9.5 6.5 11.5 } $\Rightarrow T_{ECM}^{\text{Mem}} = 49 \text{ cy/iter}$	$T_{ECM}^{\text{Mem}} = 50 \text{ cy/iter}$
Measured	48.7 cy/iter	39.4 cy/iter

IVY close to CP prediction, HSW data bound!
Still saturating @ 3-5 cores on both CPUs!

Case 2: Sodium ion channel (NaTs2_t state)



```
for(_iml = 0; _iml < _cntml; ++_iml) {
    _nd_idx = _nl[_iml];
    mAlpha[_iml] = (0.182 * (v + 32.0)) /
        (1.0 - (exp(-(v + 32.0)) / 6.0));
    mBeta[_iml] = (0.124 * (-v - 32.0)) /
        (1.0 - (exp(-(v - 32.0)) / 6.0));
    mInf[_iml] = mAlpha[_iml] / (mAlpha[_iml] + mBeta[_iml]);
    mTau[_iml] = (1.0 / (mAlpha[_iml] + mBeta[_iml])) / 2.95;
    hAlpha[_iml] = (-0.015 * (v + 60.0)) /
        (1.0 - exp(-(v + 60.0) / 6.0));
    hBeta[_iml] = (-0.015 * (-v - 60.0)) /
        (1.0 - exp(-( -v - 60.0) / 6.0));
    hInf[_iml] = hAlpha[_iml] / (hAlpha[_iml] + hBeta[_iml]);
    hTau[_iml] = (1.0 / (hAlpha[_iml] + hBeta[_iml])) / 2.95;
    m[_iml] = m[_iml] + (1. - exp(dt * (-1.0 / hTau[_iml]))) *
        (-mInf[_iml] / mTau[_iml]) - m[_iml];
    h[_iml] = h[_iml] + (1. - exp(dt * (-1.0 / hTau[_iml]))) *
        (-hInf[_iml] / hTau[_iml]) - h[_iml];
}
```

Challenges: `exp()` & `divides` dominate, no strong dependency chain, small data volume

"Ivy Bridge" E5-2660v2 : Full throughput T_{OL}
{ 140 || 9.25 | 5.15 | 5.15 | 9 } $\Rightarrow T_{ECM}^{\text{Mem}} \geq 140 \text{ cy}$

Measurement: 191 cy Saturation @ 16 cores!

Application: Conjugate Gradient solver



- Multi-loop code well represented
- Single core performance predicted with 5% error
- Saturated performance predicted with < 0.5% error
- Saturation point predicted approximately
- Future work: Include GS preconditioner → HPGC modeling

